


Q1 Explain Cache Memory? How to improve cache performance?
Discuss? Nov/Dec-17 (Reg13)

* Cache Memory is a first level of memory in memory hierarchy.

* It is based on the principle of Locality of reference - [Spatial reference & Temporal reference]

* Cache Memory is an extremely fast memory type that acts as a buffer between RAM and the CPU.



* When CPU needs data/word, it fetches the data from cache memory, if it is available, then CPU access that data from cache memory. It is called cache hit.

* If not available in cache memory, then time taken to fetch data from main memory. It is called cache miss.

* Cache miss handling by hardware. The time taken to process on cache miss, the data is moved from main memory to Cache memory.

* The time taken to process a cache miss, is dependent on (i) Memory latency [is the time taken to fetch the first word from a block] (ii) Memory bandwidth [is the time taken to fetch remaining words from the block] on a cache miss.

* When CPU needs a word from Main memory. If requested if it is not there, it fetches Main memory. If requested item in a page is not in main memory in such failure is called "page fault".

→ Instead of waiting, CPU performs some other task till the pages move from disk to main memory.

→ They are measured as (i) Hit ratio $H_r = \frac{H}{H+M_r}$ $H = \text{Cache hits}$, $M_r = \text{Cache Miss}$.

→ It is (H_r) is a fraction cache hit to the no. of cache look. Higher Hit ratio are always affect the avg memory access time (AMAT).

$$\text{AMAT} = H_t * H_r + M_r * M_p \quad \begin{matrix} \text{if } M_r \Rightarrow \text{miss rate} \\ \text{if } M_p \Rightarrow \text{miss penalty} \end{matrix}$$

$H_t \Rightarrow \text{Hit time}$

$[H_t \Rightarrow \text{time consumed by CPU to hit cache}]$

①

(ii) Cache Read / Write.

* Cache Read operation is easy because the copies of data in cache memory and main memory are identical & No need any updation.

* Cache Write is not easy. It uses 2 strategy / write policy

① Write-through \Rightarrow whenever data is updated in cache, it is immediately updated in main memory also. Here write buffer is used to store the changes that need to be made in main memory. So that cache memory need not to wait until the changes are made to main memory.

② Write-back \Rightarrow when item is changed in cache memory, the changes are not made immediately in main memory. Rather, before replacing the block, the entire block with all changes is copied to main memory. It also uses write buffer to avoid waiting while writing to main memory.

Write-Miss \Rightarrow CPU wants to write to cache, it checks if element is present. Write miss occurs when CPU does not find desired element in cache. On write-miss, element copied in two ways

(i) Write Allocate :- A block is loaded in cache & write is made to the element present in cache & main memory.

(ii) No-Write Allocate :- A block is not loaded in cache & no changes made in cache. Rather, the element is changed only in main memory.

CPU Performance Techniques:

[*] CPU performance techniques that can be used to improve the following

- 1) Bandwidth
- 2) Miss Penalty
- 3) Miss rate
- 4) Hit time.

bandwidth: It refers to the amount of bytes read or written per unit time (or per access).

Few techniques to increase Memory bandwidth.

(1) use wider Main memory

(2) Use simple Interleaved memory

② Miss Penalty :

↳ The techniques used for reducing the cache miss penalty are,

i) Multilevel caches : → Interface between main memory & cache, including new cache (level 2) between cache (level 1) & main memory.

→ Speed of level 2 is fast & has large amount of data can quickly accessed. & reduce miss penalty rate.

ii) Assigning higher Priority to Read-miss than writes

iii) Merging Write Buffer

iv) victim caches

③ Miss rate:

3 types of miss rate

① compulsory misses

② capacity misses

③ conflict misses

④ Hit time

↳ It can be reduced by using the following techniques

1. small & simple caches
2. avoid address translation during cache indexing.
3. pipelined cache access
4. Trace cache.

② Explain Mapping Functions in Cache memory to determine how memory blocks are placed in Cache. [AP/ May - 19]

Ans :- ~~Widening and shortening of interval of classification~~ ~~May - June - 16~~

Basically there are three mapping techniques of cache memory.

They are, i) Direct mapping

2) Associative "

8) Set- Associative mapping technique.

(i) Direct Mapping :-

A cache mapping technique that maps block of main memory into distinct cache lines is termed as

direct mapping: 1) address and Request from L1 cache 2) N-bit cache Address cache 3) cache hit

Required Cache Line	$\leftarrow N\text{-bit Cache Addr} \rightarrow$	Cache mem add $\leftarrow N\text{-bits} \rightarrow$
Block No.	Tag INDEX Field	

line [j] - Modulo Total NO. of	field	Block Field	WORD FIELD	Mem addr = M bits
--------------------------------	-------	-------------	------------	-------------------

The diagram shows a horizontal line representing a memory address. The left portion of the line is labeled "k - M-bit Memory Addr". To the right of this, there is a vertical bracket spanning the entire width of the address line. This bracket is labeled "Tag field = M-N bits".

e.g.: - 512x12 cache memory. Addres word field = $(\log_2 10)$

$$4N \text{ bits} = 9 \text{ bits} \quad (2^9 = 512) \quad \text{block field} = (N - \log_2 w) b$$

32K x 12 main memory
then mult word (-15 32K) 90718(1)

15 bit addr is read from the main memory, the 9 bits
 → the Index field is used to access cache line.

The Organization Of direct Mapping Cache Memory [512]

Main Memory	Index	Tag	Data
24121	000	00	24121

Tag Index No	Block 6	001	00	2.521
		002	00	2.921

00 000 2421
00 001 2521 INDEX 002 00 3621
003 00 4671

00002	2921		004	00	+
00003	3621		005	00	2921

00 004 46-11
00 005 3921

00006 2526
00007 5934

Block 1

01 000
01 001

01002 01003

01003
01004
01005

0.005
0.006
0.007

81009

④

Scanned with CamScanner

→ In abv diagram, Cache mem stores Block 0 from main memory. If any word required by CPU, then it can be easily read from the cache memory.

→ Suppose CPU wants Block 1 data/words with an addr 01003. As the index addr is 003, the cache with the addr is accessed.

→ The tag field of 003 is compared. They don't match, as tag field in cache is 00. So complete block of Cache mem is replaced by block 1 of from main memory.

(2) Associative Mapping Technique -

→ Quite complicated technique.

→ Memory addr consists of 2 fields.

tag field & word field

TAG | WORD

12 bit 4 bit.

15-bit CPU addr



Argument Reg (12 bits)

Addr	Data
02004	1234
09824	4316
05392	2656
.	.

(3) Set Associative Mapping Technique:

→ combination of direct mapping & associative mapping.

→ In this Mapping, cache memory divided into 'S' no. of Sets.

→ A single set contains one or more tag-data pairs in one word of cache. INDEX will point to 1st. no. of tag data pairs

→ if index addr = N-bits.

then 2^N words.

→ length of word $L_w = \text{no. of sets} \times (\text{no. of tag bit} + \text{no. of bits in data word})$

Size of cache memory will be $= (2^N \times L_w)$.

When data word at addr 01003 is requested by CPU, then cache line with index addr 003 is accessed.

→ At this addr they are 3 diff tag data pairs.

→ Associative search is carried out to see compare tag value in current cache line. If match is found, then CPU will access the data word. If match Not found one of the tag data pairs in the Set is replaced with the new tag pair using replacement alg [FIFO, LRU].

3-way Set Associative Mapping

Cache Organization:

Index Tag₁ Data₁ Tag₂ Data₂ Tag₃ Data₃


Set-1	Set-2	Set-3
000	01	02
001	01	02
003	01	02
501	546E	2926
777		2122
		2626

- Q) Explain about I/O Communication Technique (or)
Discuss about different modes of data transfer.

- ③ Explain about DMA controller with the block diagram May/June-16 (or)

Draw the typical block diagram of a DMA controller and explain how it is used for Direct data transfer between memory & Peripherals. Nov-Dec-15

Ans:- DMA Controller



DMA Block Diagram

DMA Controller consists of

1. Control logic
2. Register
3. Data and address bus buffers
4. Address and data bus.

(1) Control logic

=> It consists of seven control lines. They are:

- (a) DMA Select (DS)
- (b) Register Select (RS)
- (c) Read RD
- (d) Write (WR)
- (e) Bus Request (BR)
- (f) Bus Grant (BG)
- (g) Interrupt (INT).

* DS & RS lines are two select inputs to the control logic. The CPU enables these lines for selecting DMA register. The RD & WR lines are bidirectional & work as ilps (lps to control logic).

* The BR & BG lines are related to bus.
↳ Request to bus made through BR lines.
↳ If BG ilp line is 0, then CPU will read or write from DMA reg using data bus.
↳ If BG ilp line is 1, means CPU handed over the bus to DMA & DMA will be able to read or write from memory.
* Other lines are DMA request and DMA acknowledgment.

(2) Registers :- Three types of register used in DMA controller.

- (a) Address Reg :- This reg holds the addr to point to a specific location inside the memory.
- (b) Word count Reg :- It stores total no of words that are to be transferred into the memory.
- (c) Control Reg :- It defines the mode in which the data transfer operation is to be transferred.

(3) Data and Address Bus Buffers

→ The data is passed through various data bus buffers to get placed over the data bus and addr bus by & the addr is placed on the addr bus by passing through the addr bus buffers.

(4) Data and Address Bus

→ The data is transferred to / from the memory, using the data bus.
→ The addr is transferred to / from the memory using the addr bus.

Operation of DMA:

⇒ CPU initializes the DMA using a pgm that consists of 10 instr to specify addr of particular DMA Reg.

↳ Then data is transfer between the mem & peripheral device.

The CPU sends the following infor through the data bus to initialize the DMA.

- (1) Starting addr of memory block
- (2) Word count
- (3) Read or write operation control.
- (4) Another control that starts DMA transfer.

⇒ The CPU & DMA can communicate with each other through addr & data buses.

↳ As soon as DMA controller receives the DMA req from the peripheral devices, it activates BR Line requesting CPU to hand over all the buses.

↳ CPU replies through BG1 Line by setting it to '1' & disables all the buses.

↳ The DMA will then place the current value of the addr reg into addr bus & then it initiates either RD or WR signal.

↳ The DMA will then send a DMA ack signal to the peripheral device.

↳ The RD & WR lines of the DMA controller are bidirectional. And their directions depends on BG1 rate.

↳ If BG1 holds '0' then the RD & WR lines are open to the DMA controller.

↳ If BG1 holds '1' then the RD & WR lines will be open from the DMA controller by indicating the read or write operation within RAM.

⇒ The peripheral devices can directly put a word in the data bus or it can receive a word from the data bus if ack it received from DMA.

⇒ The addr reg is incremented & the word count reg is decremented each time when a word is transferred.


Word Count = 0, then DMA checks whether there is any other req from Peripheral device, then DMA will process the req. If no req, DMA will hand over buses to CPU.

\Rightarrow Count reg = 0, DMA stops & disables all the buses.

It will send interrupt signal to CPU to take over all bus.

Application:-

1. ↳ used for regularly updating the display of an interactive terminal
 2. ↳ used to transfer info between magnetic disk and memory with high speed.



④ Explain Virtual Memory & Steps involved in virtual memory address translation.

AP/May 15

Nov/Dec 16

AP/May 17

AP/May 18

Virtual Memory :-




Fig: Virtual Memory Organization.

→ The virtual memory techniques are the techniques that move programs and data blocks from secondary storage to main memory, when they need to be executed.

→ The Processor provides the binary addresses for an instruction or data.

↳ These binary addresses are called virtual or logical address.


↳ The software and hardware components together will translate these binary addr to into physical addresses.

↳ When virtual addr refers to part of a pgm which is not present in the main memory, then contents from secondary storage moved to main memory before they accessed. It is called Swapping.

⇒ The MMU is Memory Management Unit which is responsible for translating given virtual addr to physical addr.

↳ The data is moved between main memory and disk by employing the DMA Scheme.

Address Translation In Virtual Memories :-



In VM, entire data is divided into fixed sized blocks referred as "pages".

→ The data shifts between Main mem & VM in the form of pages.

→ The VM generated by processor consists of 2 fields

(1) virtual page no → Gives the no. of required page

(2) offset → refers to certain byte of data within a given page.


→ In VM translation process, there is a provision of a reg, which is referred as base register. → It holds the starting addr of a data structure called page table.

→ The data structure of the page table stores the addr of the pages located in main memory.

→ The page table contains certain control bits which gives the status of the page (i.e time of last modification, etc).

→ There is another circuitry called a page frame which holds one page in the main memory.

⇒ To generate addr of page, the page no (provided by Processor) is combined along with the contents of base addr reg. This gives the required page entry present in the page table. In this way VM addr is translated to Main memory.



→ let CPU processes P1.

↳ Now it needs page 1 of Process P1

↳ But page 1 is not present in MM. it is called a page fault [when page is not in MM when that page is requested by CPU].

↳ Trap will generate (i.e. interrupt). Now control is transferred from user to OS (called as context switching).

↳ Now OS checks whether user is authenticated or not (for security purpose).

↳ Now if valid user, then OS checks the data in LAS. Now Page 1 from P1 is placed in MM if there is space in MM.

↳ page No 1 is present at frame 7. Now control shifts from OS to user.

Page Fault Handling

When a page fault occurs, the OS performs the following steps:

- Check if the user is valid.
- If valid, check if the page is present in Main Memory.
- If not present, swap the page from the page table of the process into Main Memory.
- Swap the page back into the page table of the process.
- Return control to the user.

Swap

Swap is a technique used to manage memory. It involves moving pages between Main Memory and Secondary Storage (e.g., Hard Disk). The process of swapping out a page from Main Memory is called "swap out" and the process of bringing a page into Main Memory is called "swap in".

- ⑥ Write the sequence of operation carried out by a processor when interrupted by a peripheral & explain about parallel priority interrupt h/w.


Ans:- Fig:-

Communication between

Peripheral device & CPU

ApImay-18

Nov/Dec-16.



Step 1 → CPU issues a signal to check peripheral device status

Step 2 → IOP/ peripheral provides its status by placing a word in Req memory location.

Step 3 → CPU reads status bit

- (i) If IOP peripheral device is busy, CPU resumes back
 - (ii) The IOP peripheral device is idle.

Step 4 → After identifying the idle state of IOP/ peripheral device, CPU initiates it (IOP/ peripheral device) by referring to an instr.

Step 5 → IOP/peripheral device locates the target addr by analyzing the referred instr & switches to given task


Step 6 :- Once task completed, (DP) peripheral interrupt CPU.

Step 7 :- CPU on getting interrupted sends the status request to IOP/ peripheral.

Step 8 :- The IOP/ peri device places its status in prescribed mem location

Step 9 :- CPU analyzes these bits & takes the decision for further proceedings.

⑥ Explain about parallel Interrupt hardware system.



⇒ Parallel Priority Interrupt mechanism have two register

(1) Interrupt register

↳ Stores the interrupt signals of different devices as bits whose position denotes priority level

(2) Mask register:

↳ hold the same no of bits as that of interrupt register bit is responsible for controlling the status of each of the interrupt request.

⇒ Let disk, printer, reader & keyboard are 4 devices whose interrupt signals are stored in interrupt reg with value 0, 1, 2, & 3 respectively.

↳ These values set based on external condition

→ Mask reg also holds same value.

→ The bits of interrupt reg ANDed with corresponding bit of mask register.

→ The resultant OLPs go to priority encoder.

→ There are 3 OLPs from priority encoder.

→ Two of which first form vector address and forwarded to CPU.

→ The third OLP sets the interrupt status flip-flop

→ Only when unmasked interrupt occurs.

→ The IEN [Interrupt Enable flip flop] is responsible for controlling interrupt system.

→ The interrupt to the CPU is produced by.

ANDing the OLPs of IST & 1st IEN flip flops.

→ To place the vector addr into the data bus, the bus buffers of the OLP registers must be enable.

→ This is done by ANDing the OLP of IST & IEN flip flops with INTACK [Interrupt Acknowledge signal] from the CPU.

INTERRUPT :- whenever event occur during execution of a pgm, the execution of pgm is delayed. Such condition indicates interrupt

Main Pgm Interrupt Service Provider.

④ Explain I/O communication technique / Explain different modes of data transfer.

Ans:- There are 3 different types of I/O communication or 3 modes of data transfer.

① Programmed I/O

② Interrupt driven I/O

③ Direct Memory Access (DMA).

Programmed I/O :-

→ It is a method that manages I/O activity so that the processor can grant access rights to a special module called I/O module.

→ This module is responsible for processing all I/O activities & provide information to user processor.

→ In programmed I/O, whenever the processor has to perform certain I/O activity it calls its respective I/O module & assign it with a task.

→ The I/O module will execute the I/O activity based on accessibility of processor.

→ The task of processor also collects data from main memory & provide it to the desired I/O module.

Adv :-

① I/O command is issued by the processor to I/O module

② Requested I/O instruction is executed at earliest.

③ I/O module switches to next task once complete it assigns task.

④ It is inexpensive & requires less I/O RAM.

Disadv :-

① The processor has to wait until the I/O module is ready for performing data transfer.

② Computation overhead occurs.

③ Performance decrease as it takes time to execute process.

② Interrupt Initiated I/O:

→ In the programmed I/O method the CPU stays in the pgm loop until the I/O unit indicates that it is ready for data transfer.

→ This is time consuming process because it keeps the processor busy needlessly.

→ This problem can be overcome by Interrupt Initiated I/O.

↳ In this when the interface determines that the peripheral is ready for data transfer, it generates an interrupt.

↳ After receiving interrupt signal, the CPU stops the task which it is processing & service the I/O transfer & then returns back to its previous processing task.

Adv:-

① I/O command is issued by processor to the respective I/O module.

② Processor need not wait for completion of I/O module i.e. mean while it performs other tasks

Disadv:-

③ Processor intervention required every time.

④ The rate of I/O transfer is restricted by functioning speed of the processor.

⑤ More processor time is consumed.

③ Direct Memory Access (DMA)

⇒ Removing the CPU from the path and letting peripheral device manage memory buses directly would improve speed of transfer.

This technique is known as DMA.

→ A DMA controller manages & to transfer data between peripherals & memory unit.

→ Many hw system uses DMA such as disk drive controller, graphics cards, sound cards etc.

→ In DMA, CPU would initiate the transfer, do other operation while transfer is in progress

→ And receive an interrupt from DMA controller when the transfer is completed.

Adv :-

→ Data in large volume can be moved by utilizing system bus.

→ DMA module transfers entire block to & from the memory & informs the processor.

Disadv :-

→ For transferring data, DMA Module need the total control of the system bus.

→ Processor must wait when it urgently needs the system bus.

→ Processor cannot indulge in other task while waiting for bus.