

Computer Architecture

II - CSE

IV - SEM.

UNIT - I

Part B & C.

① Explain in detail the components of computer system.

(or)

What are the functional units? Discussion basic functional units of a computer. (Aplmay-18, Nov/Dec-16, May/June-16, NB.V/Dec-15.)

Ans.-


Functional units | components of computer system:

Functional units of a computer are fundamental parts that form a computer.

Every computer is made up of 5 independent fns. units. These are as follows,

① Input unit ② Output unit ③ Memory unit ④ Arithmetic and logic unit ⑤ Control unit.

Block Diagram of a Computer



① Input unit :-

⇒ Input unit accepts the data from the outside world. e.g.: commonly used IUP unit is Keyboard.

⇒ Keyboard is a device through which user supply data to the computer.

⇒ Other IUP unit include mouse, scanners, microphones, track balls, joysticks, touchscreen etc.

⇒ These units gets connected to the computer by using an interface.

⇒ The mouse device which acts on graphical displays & provides fast accessing of different entities.

⇒ Scanner responsible for scanning various images, texts etc. Microphone take voice signals & manipulate them accordingly.

→ As technology is getting advanced touch screens are replacing other I/Os such as keyboard, mouse, printer etc. It provides an easy interaction between the user and the computer by allowing the users to use their fingers for accessing the device eg. laptop, smartphones.

(2) DLP unit :-

It is a device through which data is supplied to the outside world.
basic DLP device is monitor. Others are printer, speaker etc. Printer is used to print text or images. Through speaker sound is heard.

(3) Memory unit :-

⇒ It is a unit which is responsible for storing program and large volumes of computer data.
⇒ Basically, whenever a program is under execution, the processor utilizes these memories to extract required data for execution of a given program.
⇒ Depending upon memory speed, size & cost the memories are arranged in hierarchy. This arrangement is called Memory hierarchy.

⇒ Every computer have two set of memories
(i) primary memory → extremely fast memories. e.g. RAM.

⇒ These memories are nothing but semiconductor elements capable of storing single bit of info.
⇒ These elements together store certain length of data called words.
⇒ An extremely fast memory which is provided to support the speed of processor is referred to as cache memory.

(ii) Secondary memory :- It is less cost and at the same time provide large storage capacity.
⇒ e.g. magnetic tapes, CDROMs etc.

(4) Arithmetic & logic unit

→ ALU is responsible for performing arithmetic (or) logical related operations.

→ for eg, if user wants to perform multi operation the processor initially fetches the required data, i.e. operands & performs ALU.

→ This unit examines the data & accordingly performs the required computation & then return the computer.

(5) Control Unit

⇒ It is a major component which governs the activities of other functional devices.

⇒ This is done by transmitting the required control signals to various other units.

⇒ It inhibits the activities of these units & instruct them to perform their operations in the prescribed timings.

(2) Explain the important Measures of the Performance of a computer and derive the basic performance equation. (April/May-17)

Ans:-

Performance Measures of Computer

The various measures are

(1.) Response Time or Execution Time ⇒ It is defined as the total time taken by the computer to complete a task.

(2.) Throughput or Bandwidth ⇒ It is defined as the total number of tasks completed per unit time.

(3.) CPU Execution time (or) CPU Time ⇒ It is defined as the total time taken by the CPU for executing a particular task.

→ This does not include the time for executing other programs or the time taken in waiting for I/O.

(4) User CPU Time ⇒ It is defined as the time taken by the CPU for executing a program.

(5) System CPU Time ⇒ It is defined as the time taken by CPU for executing task in operating system.

(6) Clock Cycle as Clock Tick ⇒ It is defined as the time taken by the clock for one cycle or rotation.

(7) Clock Period \Rightarrow It is defined as the total number of clock ticks in a clock or length of a clock cycle.

(8) Clock cycles per Instruction (CPI) \Rightarrow It is defined as the avg no. of clock cycles taken by an instruction for program execution.

Derivation of Various Performance Equations.

The Performance of a system can be increased by decreasing the response time of a task. This can be represented as

$$\text{Performance} = \frac{1}{\text{Response Time}}$$

Eg:- two computers (C₁, C₂) if C₁ has greater than C₂ then C₂ is said to have greater response time.

Thus can be derived as

$$\text{Performance}(C_1) > \text{Performance}(C_2)$$

$$\frac{1}{\text{Response time}(C_1)} > \frac{1}{\text{Response time}(C_2)}$$

Response time(C₂) > Response time(C₁) Hence it can be said that if computer 1 is faster than Computer 2, then computer 2 takes long time for execution.

CPU Performance -

Defining i.e. CPU Performance or CPU time for a program execution can be computed using the number of CPU clock cycles for a program & clock cycle time as follows,

$$\text{CPU Performance} = \frac{\text{No. of CPU clock cycles}}{\text{Program execution time}}$$

but since clock cycle time is inverse to clock rate.

$$\text{CPU Performance} = \frac{\text{No. of CPU clock cycles}}{\text{Clock rate}}$$

\Leftrightarrow CPU Performance can be maximized by minimizing the total no. of clock cycles required for the program execution.

Ans 4

Instruction Performance:-

The performance of an instr can be computed using the total no. of instrs in a pgm & its CPI as follows,

$$\text{Instr. Performance} = \frac{\text{No. of Pgm Instr}}{\text{Clock cycle time}} \times \text{CPI of a pgm.}$$

Basic Performance Equation:-

↳ It can be computed using Instr count, CPI and clock cycle time.

↳ The IC gives the total no. of instr that are executed by the pgm.

$$\therefore \text{Basic performance equation} = \frac{\text{Instruction Count} \times \text{CPI} \times \text{Clock cycle time}}{\text{CPU}}$$

(3). What is an Addressing Modes? Elaborate different types of addressing Modes with eg. (AIM -17, may/5=16 N/D-16, Nov/Dec-15 ap/may-15)

Ans:-
→ An addressing mode is a method of specifying an operand.

↳ A computer pgm is a sequence of instructions.

↳ Each instr specifies the operation (such as, load, add, branch etc) to be performed in the operation code field of the instruction format.

↳ In order to enlarge the capability and types of addressing computing power of an instr it is desirable to have different types of addressing Capabilities in an instr format.

Types of Addressing Modes:-

① Immediate Addressing Mode

② Register Addressing Mode

③ Based or Displacement Addressing Mode

④ PC-relative Addressing Mode


⑤ Pseudodirect Addressing Mode

⑥

(1) Immediate Addressing Mode:-

→ In this mode, operand is part of the instr instead of the contents of a register or memory location.

⇒ Instr format for Immediate Addressing Mode :-



⇒ It has operand field rather than address field.

⇒ Since the data are encoded directly into the instruction, Immediate operand normally represent constant data.

Ex :- Add \$50,\$51,15;



(2) Register Addressing Mode:-

⇒ In this mode, the operand to be accessed is present in CPU register.

⇒ Actually, all computer systems are usually provided with some addressable registers.

⇒ The k bits of at the operand field can denote any one of 2^k registers holding the data word.

Ex :- Add \$53,\$55,\$56



(3) Based or Displacement Addressing Mode:-

In this mode, the instr contains an address.

↳ In this mode, the instr contains an address.


↳ This address is added to the data present in the base register to get the effective address.

Thus,

$$\text{Effective address} = [\text{BR}] + \text{Addr Specified in the instr.}$$

where, [BR] = Data Present in base register

⇒ The addr specified in the instr is the difference between the base addr & effective addr whereas, base reg holds base addr.



Eg: $S[BR] = 1$

1000	10
1001	20
1002	30
1003	40

LW \$t0,32(\$s3).

\Rightarrow Here base reg contains starting data address 1000. When it is needed to access 10, addr field of instr should contain 0, thus effective $addr = 1000 + 0 = 1000$.

\Rightarrow When it is needed to access 40, addr field is 3. $E_{eff\ addr} = 1000 + 3 = 1003$.


\Rightarrow Thus depending upon data values accepted by addr field should be changed & base reg content is fixed.

(A) PC-relative Addressing Mode:-

\rightarrow In this mode, the instr contains a relative addr which is actually a signed noe (in 2's comp form) which can be +ve or -ve.

\rightarrow This addr is added to the contents of the pc counter to obtain effective addr.

$$\text{Effective } addr = [(PC + i)] + \text{Addr specified in instr}$$




\rightarrow This type of addressing mode is commonly used when dealing with branch-type instr, where the branch addr is located in the area where the instr word is also stored.

Eg: `beq $s3, $s4, L1` has branch address.

\Rightarrow Adv instr has a shorter addr field as the complete mem addr is not specified.

consider an instr shown below,



\Rightarrow If the instr is present at 825 mem loc. which is a relative addressing mode instr then it is executed as follows,

\hookrightarrow After fetch cycle, the instr is read and PC is incremented to 826 during execute cycle, Computer adds addr field of the instr to PC & the result is stored in PC

$$PC = 826 + 24 = 850.$$

\hookrightarrow Thus after executing the instr at 825 memory location, control branches to the instr present at 850, and in between instr are skipped.


\Rightarrow All branch instr comes under relative addressing mode.

⑤ Pseudo direct Addressing Mode :-

\Rightarrow The mem addr is present in the instr itself.

\Rightarrow The effective addy i.e calculated by concatenating 26 bit immediate value & the upper 4 bit of the PC 2 lower two bit are set to 00.

Eg :- J26 bit target address.



Advantages :-

- 1) Shorter target address.
- 2) No need to calculate target address.
- 3) Branches can be taken to any memory location.

Disadvantages :-

- 1) Large target address.
- 2) Hard to implement.

④ Discuss about the various techniques to represent instructions in a computer system. (AIM 2015)

Ans :-

→ Instructions in CA refers to set of commands given to a computer processor by a pgm.

→ It is represented as nos that are stored in special storage areas called register.

→ Commonly used reg in MIPS assembly language ie

\$t0 to \$s7 => maps to the reg 16 to 23
\$t0 to \$t7 => " " " " 8 to 15

Eg:-

add \$t0,\$s1,\$s2.

The decimal representation of given instr is

0	1	7	1	8	1	8	0	3	2
---	---	---	---	---	---	---	---	---	---

binary rep is :- 6 bits 5 bits 5 bits 5 bits 6 bits
 000000 | 10001 | 10010 | 01000 | 000000 | 100000

→ The sum of all bits $(6+5+5+5+5+6) = 32$ bits.

So MIPS architecture for this instr takes exactly 32 bits.

→ It is necessary to maintain a constant length throughout the instr as it following design principle of computer hco.

Design Principle 3: Good design demands good compromises.

⇒ this design principle diff format containing instr uses 32-bit long strings.

MIPS Instr include following Format

- ① R-type /R-format
- ② I-type /I-format
- ③ J-type /J-format

(1) R-type :- It is used when the data values are stored in reg are used as an instr.

→ It contains 6 fields

6bit	rsbit	shamt	6bits	6bits
OP	rs	rt	rd	function

Here .

OP → Operation code , tells type of instr . 6 bit long (26 to 31)

rs → first register operand used in instr. (21 to 25 bit)

rt → second " " " " " " (16 to 20 bit)

rd → destination operand , holds result of 2~~int~~ operand (11 to 15 bit)

shamt \Rightarrow used when there is shifting needed
(left or right shift) (6 to 10 bit)

funct \Rightarrow function code that helps to select particular variant, used in OP field (0 to 5 bits)

eg: add \$s0, \$s1, \$s2

OP	rs	rt	rd	shamt	funct
----	----	----	----	-------	-------

opcode	\$s1	\$s2	\$s0	0	add
--------	------	------	------	---	-----

0	17	18	8	0	32
---	----	----	---	---	----

\rightarrow decimal representation

000000	10001	10010	01000	000000	100000
--------	-------	-------	-------	--------	--------

\rightarrow binary representation

② I-type [I-format]:

\Rightarrow used when the instr are immediate (or) data transfer type.

\Rightarrow Fields:

OP	rs	rt	const or addr
----	----	----	---------------

6bit 5bit 5bit 6bit

OP \Rightarrow 6bit long string . same functionality as R-format.

rs, rt \Rightarrow source & target reg.

const or addr \Rightarrow 16-bit long field can load any word ranges from $-2^{15} + r + 2^{15} b_r$

32,768 bytes (0 to 5 bit)

addi: \$s6, \$s7, -50

here,

Opcode = &(addi)

\$s7 = rs = 22

\$s6 = rt = 21

const or addr = -50 (by default)

opcode	\$s7	\$s6	const or add
--------	------	------	--------------

181221211-50

\rightarrow deci rep

001000	10110	10101	11111111	001110
--------	-------	-------	----------	--------

\rightarrow binary rep

(181221211-50) \Rightarrow 32 bit binary number

10

10

③ J-type

→ JT is used when an instr jump operation is to be performed.

→ field:

Opcode \Rightarrow jump command issued.
Addr \Rightarrow addr of registers

Opcode|Addr

6bit (2⁶)

(2¹⁵)

J 10000

Jt loads & stores
the instr. (I^2^{15})

Opcode|addr

3 2500

→ decimal representation

3 2500

→ decimal representation

3 2500

→ decimal representation

5 Explain Various Instruction Formats & Illustrate the same with an example (NID=2017).

Ans :- Instruction \Rightarrow Instructions in CA refers to set of commands given to computer processor by a program.
 \Rightarrow JT is represented as no that are stored in special storage areas called registers.

Instruction Format :-

1. Three Address Instructions :-

→ It includes three variables in each instr.

→ Each var can specify a processor reg or a memory addr.

→ When these instr form the least steps to execute a given pgm.

Eg :- $Y = (A - B) / (C + D * E)$ using 3 addr instr is given below.

S. No	Pgm	Inst
1		SUB Y, A, B
2		MUL TEMP, D, E
3		ADD TEMP, TEMP, C
4		DIV Y, Y, TEMP.

An exp of pgm:- In line 1, sub. A & B value is stored in Y.

2. In line 2, introduce TEMP var.

Mul D, E store in TEMP.

3. In line 3, value c is added to temp & the result is stored back in TEMP.

4. Finally, the pgm is concluded by dividing the value of Y by temp & result stored in Y.

② Two Address Instructions :-

- It includes two variables in each instr.
- Each variable can specify a processor reg or a memory addr.
- No of steps in 2 addr. is less compared to 3 addr. inst.
- One addr. but more when compare to 3-addr. inst.

Eg:- ~~$Y = (A - B) / (C + D * E)$~~

An explanation of abv pgm.

S.NO	pgm. Instr.	Steps
1	Mov Y,A	→ In line 1, value of A is stored Y & storing result back into Y.
2	SUB Y,B	→ In line 2, the value of B is subtracted from the value of Y.
3	MOV TEMP,D	→ Now, the value of D is stored in a temp var (TEMP).
4.	MUL TEMP,E	→ In line 5, the value of C is added to TEMP variable & the result is again stored back into TEMP.
5.	ADD TEMP,C	→ Finally, the pgm is concluded by dividing the value of Y by TEMP & storing the result back to Y.
6.	DIV Y,TEMP.	

③ One Addr Instruction :-

→ Use only one var & uses an implied accumulator (Ac) reg for all data manipulation.

→ The result of all operations is stored in the AC reg.

Eg:- The Pgm to execute $Y = (A - B) / (C + D * E)$ using One-addr. instr., is given below.

S.NO	pgm. Instr.	Steps
1	LOAD D	i) Line 1, transfer value into AC.
2	MUL E	ii) Line 2, value of E is multiplied with the value stored in AC & result is stored back in AC.
3	ADD C	iii) Line 3, adds the value of C to the value stored in AC.
4.	STORE TEMP	iv) In line 4, the value of AC is stored into a temp variable TEMP.
5.	LOAD A	v) Further in line 5, 6, & the value of A is added in AC from which B is subtracted.
6.	SUB B	The result is stored in AC.
7	DIV TEMP	vi) Finally line 7 & 8 the value in AC is divided by value of B & result is stored in AC.
8.	STORE Y	

④ Zero Address Instr :-

→ In this, the major instr used are PUSH, POP.

→ These instr correspond to stack related operation. hence, they are implemented in stack-enabled sys.
→ Commands such as SUB, ADD, DIV don't require any address (operands).
→ PUSH & POP instr do maintain single addr var

Eg:- The pgm to execute, $Y = (A - B) / (C + D * E)$ using zero addr instr

S.NO	PGM INSTR
1	PUSH A
2	PUSH B
3	SUB
4	PUSH D
5	PUSH E
6	MUL
7	PUSH C
8	ADD
9	DIV
10	POP Y

⑤ Explain in detail about the decision making Instr.

Ans:-

The decision making instr are used for selecting the best among the two alternatives.

→ It is used to make certain decision.

→ These instr are generally represented using if stmt along with goto stmt & labels.

→ There are two distinct branches.

(i) conditional branch

(ii) unconditional branch.

(i) conditional branch:-

⇒ There are two conditional branch instr in M1PS assembly language that are similar to 'if' & 'goto' stmts in C.

→ Every Conditional Branch instr compares the values given in an instr & the control shifts the control to new addr

→ based on the comparison result the instr is moved to the next addr location.

→ List of Instr Under Conditional branch,

Mnemonics	Meaning
beq	branch if equal
bne	branch if not equal
slt	set on less than (signed)
slti	" " immediate (signed)
sltiu	" " " " (unsigned)

(ii) Unconditional branch:-

→ It does not require any comparisons & also there is no need of transferring or shifting the control to new addr given in the instr.

→ It includes jump instr

eg:-

j Exit #goto Exit.

→ List of instr used in unconditional branch

Mnemonics	Meaning
Jr	Jump register
J	Jump program based
Jal	Jump & link

Eg :-

(i) bne reg1, reg2, L1. \Rightarrow If reg1 & reg2 are equal, then go to label L1.

(ii) beq reg1, reg2, L2. \Rightarrow if reg1 & reg2 are

not equal, then go to start label L2

⇒ Decision making instructions in MIPS architecture are important for

(i) compiling if-then-else into conditional branches

(ii) " looping stmt, such as while loop

(iii) Comparing 2 nos i.e. signed & unsigned comparison

⇒ Comparison of signed integers with unsigned integers.

⇒ The bit pattern that begins with '1' → rep-ve no binary

& is less than +ve no - begin with '0'

⇒ Whereas for unsigned integers the pattern that begins with '1' → ie +ve & larger than " " " 0 → -ve .

⇒ The comparison of signed & unsigned includes slt & slti. for signed . sltu & slti for unsigned integers.

⇒ case|switch statement:

⇒ It provides the programmer with multiple options or alternatives the pgmmer has to select the best option based on single value.

⇒ It makes use of jumpaddress table. is a table that stores the addresses of an alternative instr sequences.

↳ In order to select an appropriate sequence.

↳ The pgm must jump to the index of addy of appropriate alternative instr seq.

⑦ Convert C language Instruction into MIPS Assembly code.

(1) $i = j + k;$

MIPS Code:

add i,j,k. # $i = j + k$

(2) $l = i - m;$

sub l,i,m # $l = i - m$

15

$$(3) x = (y + z) - (m + n);$$

→ where operands $x, y, z, m \& n$ are associated to in the reg $\$s_0, \$s_1, \$s_2, \$s_3 \& \$s_4$ respectively.

→ To perform add & sub temporary reg are required i.e. $\$t_0 \& \t_1 .

ADD $\$t_0, \$s_1, \$s_2$ # $\$t_0$ stores sum of y & z

ADD $\$t_1, \$s_3, \$s_4$ # $\$t_1$ stores sum of m & n

SUB $\$s_0, \$t_0, \$t_1$ # $\$s_0$ stores result

$$(4) x = y + A[8]$$

$\$s_1 = x$

$\$s_2 = y$

Consider temp reg $\$t_0$ & reg $\$s_3$ for storing the base addr of array.

The array $A[8]$ is in memory, in order to find effective address, the base addr of A is added to $\$s_3$ to select element 8 , and result is stored in $\$t_0$ in the reg $\$s_3$.

LW $\$t_0, 8[\$s_3]$ # $A[8]$ store in $\$t_0$.
ADD $\$s_1, \$s_2, \$t_0$. # $\$s_1 = \$s_2 + \$t_0$.

$$(5) A[12] = y + A[8].$$

LW $\$t_0, 32[\$s_2]$ # $A[8]$ from mem loaded in $\$t_0$

ADD $\$t_0, \$s_1, \$t_0$ # $\$t_0 = \$s_1 + \$t_0$.

SW $\$t_0, 48[\$s_2]$. # Now $\$t_0$ is stored in $\$s_2$ in $A[12]$.

$$(6) \text{if } (m == n)$$

$$P = q + r;$$

else
 $P = q - r;$

$$\$s_0 = P, \quad \$s_2 = r, \quad \$s_4 = n.$$

$$\$s_1 = q, \quad \$s_3 = m$$

MIPS code:- bne $\$s_3, \s_4 , else
else: # goto else if $m \neq n$.

if $m == n$, then perform $P = q + r$ and exit,

add $\$s_0, \$s_1, \$s_2$ # $P = q + r$ (skip if $m \neq n$)

J Exit: # goto exit

The mnemonics 'j' (jump) is used to differentiate the conditional branches from unconditional branches.

If $m \neq n$, then perform $p = q - r$ and exit,

Else : SUB \$s_0, \$s_1, \$s_2 # $p = q - r$ (skip if $m = n$)
Exit :

(7) while ($\text{save}[i] == k$)
i += 1;

Given :- var i & k stored in reg \$s_3 & \$s_5.
save[] is stored in \$s_6.

LOOP : SLL \$t_1, \$s_3, 2 # SLL is the MIPS instruction used to shift 2 bits to the left i.e $i+4 = i \ll 2$.

The label "loop" is ~~used~~ added because, at the end of the loop the user can branch back to the inst.

Add \$t_1, \$t_1, \$s_6 # $t_1 = i + 4$ ($\text{save}[c] = t_1 + s_6$).

lw \$t_0, 0(\$t_1) # \$t_0 = temp reg
\$t_0 = save[c]

BNE \$t_0, \$s_5, exit # goto exit if $\text{save}[i] \neq k$

Add \$s_3, \$s_3, 1 # add 1 to i i.e $i = i + 1$

J Loop # jump back to the starting of the loop
Exit :